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Hf-based high-k materials for Si nanocrystal
floating gate memories
Larysa Khomenkova





Pure and Si-rich HfO2 layers fabricated by radio frequency sputtering were utilized as alternative tunnel oxide layers
for high-k/Si-nanocrystals-SiO2/SiO2 memory structures. The effect of Si incorporation on the properties of Hf-based
tunnel layer was investigated. The Si-rich SiO2 active layers were used as charge storage layers, and their properties
were studied versus deposition conditions and annealing treatment. The capacitance-voltage measurements were
performed to study the charge trapping characteristics of these structures. It was shown that with specific
deposition conditions and annealing treatment, a large memory window of about 6.8 V is achievable at a
sweeping voltage of ± 6 V, indicating the utility of these stack structures for low-operating-voltage nonvolatile
memory devices.
Introduction
In recent years, nanocrystal-based memory devices have
attracted considerable attention as a possible solution to
o v e r c o m et h es c a l i n gi s s u eo fe l e c t r o n i cn o n v o l a t i l e
memories (NVMs) http://public.itrs.net/. By using
discrete nanocrystals instead of the conventional contin-
uous floating gate as charge storage nodes, local-defect-
related leakage can be reduced efficiently to improve
data retention [1]. In this regard, discrete-trap type
semiconductor storage materials such as Si and Ge
nanocrystals (Si- and Ge-ncs) embedded in a dielectric
matrix have been demonstrated as potential candidates
for the fabrication of high-speed, high-density, low-
power-consuming, and nonvolatile memories [2-6]. Sev-
eral approaches have been reported for nanocrystal
formation in a dielectric matrix, such as chemical vapor
deposition, molecular beam epitaxy, or sputtering. The
main attention was devoted to two major ones, namely
deposition in vacuum and ion beam synthesis, since
they are also used in the semiconductor industry for
other purposes other than nanocrystal fabrication.
Another approach for the fabrication of Si-ncs is the
radio frequency (RF) magnetron sputtering, as discussed
previously [7-11]. The excess Si content in the layers
can be obtained by several ways. One of them is the
sputtering of two separated (pure Si and SiO2)t a r g e t s
[7,8,12] or one composed (SiO2 target topped by Si
chips) target in pure argon plasma [7,13,14]. The other
one is the reactive approach, which deals with the sput-
tering of pure SiO2 target in mixed argon-hydrogen
plasma [9-11] or pure Si target in argon-oxygen mixture
[15]. The Si excess is controlled by varying the hydrogen
[9-11] or oxygen flow rate [15] in the plasma. After sub-
sequent high-temperature annealing, Si-ncs can be easily
formed in these Si-rich SiO2 (SRSO) composite layers
[7-15].
One of the major problems associated with the down-
scaling of device dimensionsi st h eq u a n t u mt u n n e l i n g
limit of SiO2, conventionally used as a gate dielectric
material in metal-oxide-semiconductor field-effect tran-
sistors. In recent studies, high-k gate dielectrics replaced
the conventional SiO2 dielectric to be used as tunnel
and control oxides in NVM devices, which allows for a
thinner equivalent oxide thickness without sacrificing
the nonvolatility [16-20]. Furthermore, the thicker physi-
cal thickness of the high-k dielectrics ensures good
retention characteristics, while due to unique band
asymmetry with Si, their lower electron barrier height
allows for a larger tunneling current at low control gate
voltage when the device operates in the programming
regime [18,20]. In this regard, Hf-based dielectrics can
be of immense interest.
In this work, different high-k/SRSO/SiO2 memory
structures were fabricated by RF magnetron sputtering.
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any medium, provided the original work is properly cited.The high-k layers (pure and Si-rich HfO2)w e r eu s e da s
alternative tunnel layers. At the beginning, the effect of
the deposition conditions and postdeposition annealing
treatment was investigated separately for high-k and
SRSO layers to obtain the optimal fabrication conditions
for each material. Subsequently, the different stack
structures were fabricated, and their structural and elec-
trical properties were analyzed versus annealing
treatment.
Experimental procedure
The structures investigated in the present study were
grown on p-Si (100) substrates (resistivity of approxi-
mately 15 Ω cm) by RF magnetron sputtering. Prior to
deposition, the substrates were subjected to standard
RCA cleaning, dipped in a diluted hydrofluoric solution
(10%), dried in N2, and immediately transferred to the
vacuum chamber of the deposition setup. Single HfO-
based and SRSO layers were developed to find the opti-
mal conditions for fabrication of p-Si/tunnel layer/charge
storage layer/control layer stack memory structures.
Four-inch HfO2 (99.9%) and SiO2 (99.995%) targets
were used as starting targets to grow high-k (HfO-
based) and low-k (pure or Si-rich SiO2) layers, respec-
tively. The HfO-based layer was grown by sputtering
either pure HfO2 or composed HfO2 +S it a r g e t s .T h e
different Si content in the high-k layers was achieved by
the variation of the number of Si chips topped on HfO2
t a r g e t .I nt h i ss t u d y ,S is u r f a c er a t i ow a sRSi =6 %o r
12%. The RF power density applied on HfO2 cathode,
the argon flow, and the total plasma pressure were 0.74
W/cm
2, 1.5 standard cubic centimeters per minute
(sccm), and 40 μbar, respectively. The substrate tem-
peratures were 45°C, 100°C, and 400°C.
The pure or Si-rich SiO2 l a y e r sw e r eg r o w ni nt h e
same chamber by sputtering of SiO2 target using either
standard or reactive approaches. The deposition of pure
SiO2 layers was performed in pure argon plasma (stan-
dard approach) with argon flow of 3.2 sccm. The Si-rich
SiO2 layers were fabricated by reactive approach. The
SiO2 target was sputtered in the mixed argon-hydrogen
plasma. The argon and hydrogen flows were kept at 1.6
and 5.0 sccm, respectively. The RF power density
applied on SiO2 cathode and the total plasma pressure
were 0.74 W/cm
2 and 20 μbar, correspondingly, for
both pure and Si-rich SiO2 layers. The substrate tem-
peratures were 45°C, 100°C, and 400°C.
The deposition conditions, mentioned above, were also
used for the fabrication of trilayer structures where (1)
the tunnel layer is HfO-based material (either pure or Si-
rich HfO2), (2) the charge storage layer is Si-rich SiO2,
and (3) the control layer is SiO2 or HfO-based layer.
To study the effect of the postdeposition processing
on the thermal stability of the high-k layers as well as
on the formation of Si-ncs inside SiO2 ones, both sin-
gle-layer and trilayer structures were annealed in a con-
ventional furnace within the temperature range of 800°C
to 1,100°C for 10 to 30 min under nitrogen flow. In
some cases, an additional annealing in forming gas at
400°C for 60 min was also used to passivate dangling
bonds, if any. After this, the Al contacts were deposited
by means of thermal evaporation of Al target on the
back and face sides of the structures, followed by an
annealing of the final structures at 400°C for 20 min in
forming gas flow.
The combination of different methods allows informa-
tion about film properties to be obtained. Thus, infrared
attenuated total reflectance (ATR) was used to study the
structure and chemical composition of the films. ATR-
FTIR spectra were measured in the range 600 to 4,000
cm
-1 by means of a 60° Ge Smart Ark accessory inserted
in a Thermo Nicolet spectrometer (Nexus model 670)
(Thermo Nicolet Corporation, Madison, USA). X-ray
diffraction (XRD) data were obtained using a Phillips
X’PERT PRO device http://www.panalytical.com/ with
Cu Ka radiation (l = 0.1514 nm) at a fixed grazing
angle incidence of 0.5°. An asymmetric grazing geometry
was chosen to increase the volume of material interact-
ing with X-ray beam as well as to eliminate the contri-
bution from Si substrate. The electrical properties of the
samples were studied at different frequencies using an
HP 4192A LF Impedance Analyzer http://www.home.
agilent.com/.
Results and discussion
The fabrication of an NVM cell requires a perfect con-
trol of four main parameters: (1) the tunnel oxide thick-
ness, (2) the nanocrystal density, (3) the nanocrystal
diameter, and (4) the control oxide thickness. In these
regards, properties of the samples were analyzed at dif-
ferent fabrication steps and applied to get an insight on
the formation and quality of the structures. Prior to
describing the electrical properties of the trilayer stack
structures, let us consider separately the parameters of
single pure and Si-rich HfO2 layers as well as Si-rich
SiO2 layers.
HfO-based tunnel layers
In our previous study [21], the thermal stability of
amorphous structure and the chemical composition of
pure HfO2 layers grown by RF magnetron sputtering
after annealing at 800°C to 850°C for 15 min in nitrogen
flow have been discussed in detail. Besides, the forma-
tion of monoclinic HfO2 phase after treatment at higher
annealing temperature (TA = 900°C to 1,100°C) was also
demonstrated. However, HfSiO layers were found to be
stable at 950°C, whereas the increase of annealing tem-
perature (TA) led to the formation of tetragonal HfO2
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has a higher dielectric constant (about 25). It was clearly
demonstrated that the Si incorporation plays the major
role for the improvement of the thermal stability of the
HfO-based layers [21].
The high-frequency capacitance-voltage (C-V) study of
metal-insulator-semiconductor (MIS) capacitors contain-
ing pure HfO2 layers (as-deposited as well as annealed
at 800°C for 15 min) was performed for the samples
grown at different temperatures. In most cases, the C-V
curves of the annealed samples demonstrated less
stretch-out effect compared to the as-deposited films
due to lower number of interface states. However, the
significant negative shift of flat-band voltage (Vfb)u pt o
-2 V indicates the existence of considerable amount of
positive oxide charges in the films. The introduction of
positive charges can be caused by the formation of SiOx
interfacial layer between HfO2 layer and Si substrate as
a result of oxygen diffusion towards Si wafer under
annealing treatment [21]. In addition, the presence of
oxygen vacancies inside HfO2 f i l m st h a ti sm o s tc o m -
mon in high-k gate dielectrics also gives rise to positive
charge [22].
One of the limiting factors for oxygen diffusion inside
HfO2 films can be Si incorporation in HfO2-based layers.
I tw a ss u p p o s e dt h a td u et oc o v a l e n tn a t u r eo fS i - O
bonds, the formation of oxygen interstitials and vacan-
cies will be prevented, which in turn can give rise to an
improvement in the electrical properties of high-k mate-
rials. In this regard, the effect of the Si content on the
electrical properties of our high-k films was investigated.
Figure 1a, b represents the C-V curves of MIS struc-
tures containing pure HfO2 and HfSiO films (RSi =6 %
and 12%) measured at 100 kHz. As evident from the
figure, pure HfO2 and HfSiO (RSi = 12%) layers grown
at 45°C exhibit irregular C-V curves at 100 kHz. They
show existence of humps, which are the characteristic
features of slow traps present at the insulator/semicon-
ductor interface, i.e., defects that are distributed away
from the interface to the insulator. Hence, electron
emission and capture produce broad time constant dis-
persion giving rise to hysteresis in the C-V curves. In
addition, the C-V curves demonstrate negative Vfb shift
indicating the existence of fixed insulating charges in
these layers. Similar effect was observed for the HfO2-
based layers grown at 100°C (not shown here).
In contrast, HfSiO samples grown with RSi =6 %e x h i -
bit regular C-V curves. The extremely low hysteresis,
along with a sharp transition from accumulation to
depletion, demonstrates the high quality of interfacial as
well as bulk properties of this layer.
We have further investigated the effect of deposition
temperature on the C-V characteristics of HfSiO layers
grown with RSi = 12%. As can be seen from Figure 1b,
the samples deposited at higher temperature (TS =
400°C) show better C-V characteristics than their coun-
terparts grown at TS = 45°C and 100°C. Therefore, we
can conclude that higher deposition temperature is pre-
f e r a b l ef o rt h eS i - r i c hH f O 2-based layers. Moreover, as
one can see from Figure 1a, b, the C-V characteristics of
HfSiO layer grown with RSi =1 2 %a tTs = 400°C are
similar to the case of HfSiO films grown at RSi =6 %
and Ts = 45°C. However, in the former case, the hyster-
esis effect is negligible compared to the last one. In this
regard, one can deduce that the HfSiO layer grown with
the RSi = 12% at Ts = 400°C is more suitable for the fab-
rication of the structures even at high-temperature
deposition, whereas the material with the lower Si
Figure 1 C-V characteristics of MIS structures containing pure HfO2 and HfSiO films. High-frequency C-V characteristics of pure and Si-rich
HfO2 single layers versus Si content in the films (a) and deposition temperature (b) measured at 100 kHz. The C-V curves were normalized to
their respective accumulation capacitance. All the high-k films were annealed at 800°C for 15 min. Deposition temperature is mentioned in the
figures.
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deposition approach.
Considering the above results, different types of the
structures, such as HfO2/SRSO/HfO2(SiO2)a n dH f S i O /
SRSO/HfSiO, were fabricated and their electrical prop-
erties were studied versus annealing treatment. Since
SRSO single layers with embedded Si-ncs are considered
as charge storage layers, they will be analyzed prior to
describe the properties of the trilayer structures.
SRSO single layers
The most common method to form Si-ncs entails the
deposition of a thick SRSO monolayer, in which the for-
mation of Si-ncs occurs due to phase separation on Si
and SiO2 stimulated by high-temperature annealing. The
observation of the bright photoluminescence (PL) emis-
sion in the visible spectral range is the evidence of the
presence of Si-ncs. Unfortunately, the size distribution
of Si-ncs in composite SRSO layers is usually broad.
Thus, for the fine control of Si-ncs size the multilayer
(ML) approach, where SRSO layers are alternated by
SiO2 ones, can be applied. In this case, the control of
Si-ncs occurs by means of precise thickness for SRSO
layer [11,15]. In the present study, the [SRSO/SiO2]
MLs were grown with the aim of obtaining optimal con-
ditions for Si-ncs formation, which can be applied in
future memory structures. Each ML contained 20
[SRSO/SiO2] periods. For all the stacks, the thickness of
SiO2 layer was 3 nm, whereas the thickness of SRSO
layer varied from 2 to 6 nm for different MLs.
It is known that the high-temperature annealing at
about 1,100°C is used to form Si-ncs required for optoe-
lectronic application [9,11,23]. Grown MLs were
annealed at 1,100°C for 60 min in nitrogen flow and
were analyzed by means of XRD and PL methods to
determine the formation and evolution of Si-ncs. XRD
patterns taken in grazing geometry revealed the appear-
ance of the Si-related (111) XRD peak at about 28° to
29° that confirmed the formation of Si-ncs inside the
layers (Figure 2). As evident from the inset of Figure 2,
the samples exhibit strong PL emission, which further
confirms the formation of Si-ncs. The brightest emission
was observed for the MLs with the 2-nm thickness of
SRSO layer. The increase of the thickness of SRSO
layer, leading to the increase of Si-ncs average size,
results in the shift of PL peak position to the higher
wavelength side (inset of Figure 2).
I ti sw o r t ht on o t et h a tp u r eH f O 2 material does not
conserve amorphous structure upon an annealing at
high temperatures (900°C to 1,100°C). Such treatment
results in the formation of monoclinic HfO2 phase in
the single layers [21]. The appearance of grain bound-
aries can significantly degrade electrical properties of
the structures. Thus, this dictates the elaboration of the
lower thermal budget conditions for the formation of
Si-ncs. In this regard, grown SRSO/SiO2 MLs were also
annealed at relatively lower temperatures (800°C to 950°
C) for 10 to 15 min. For all the cases, PL emission was
obtained. However, the brightest light emission was
found for [2-nm-SRSO/SiO2]20 ML structure (Figure
2b). Its PL spectrum is narrower than that observed for
[6-nm-SRSO/SiO2]20 ML. It is obvious that the phase
separation can occur easily for thinner SRSO layers due
to smaller Si diffusion path, and this can explain the
narrower PL band for [2-nm-SRSO/SiO2]20 ML,
confirming the narrower size distribution of Si-ncs.
Figure 2 XRD patterns and PL spectra of SRSO/SiO2 multilayers. (a) GI-XRD patterns measured for [2-nm-SRSO/SiO2]20 and [3-nm-SRSO/
SiO2]20 multistacks annealed at 1,100°C for 60 min. Inset, PL spectra of the same MLs. The thickness of SRSO layer for each ML is mentioned in
the figure. (b) PL properties of the [2-nm-SRSO/SiO2]20 ML versus annealing temperature; annealing time is 15 min.
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thinner SRSO layer, resulting in the formation of Si-ncs
and SiO2 phase (instead of SiOx one). So, the formation
of Si-ncs/SiO2 barrier instead of Si-ncs/SiOx is more
probable for thinner layers. Additionally, such layers are
more preferable for obtaining better electrical properties.
Based on the abovementioned results, the deposition
and postdeposition conditions elaborated for single
HfO-based layers and for SRSO/SiO2 MLs were adopted
for the fabrication of trilayer structures, in which SRSO
layer plays the role of charge storage layer. Low thermal
budget was applied for the SRSO layers to form Si-ncs
accompanied by the conservation of the amorphous nat-
ure of HfO-based layer.
The electrical properties of the structures
HfSiO/SRSO/HfSiO
First of all, let us consider electrical properties of
HfSiO/SRSO/HfSiO (or SiO2) structures. As it was men-
tioned above, these structures can be fabricated at
higher temperatures since HfSiO layers conserve their
amorphous structure at TS = 400°C to 500°C and TA =
950°C. Thus, the annealing was performed at TA =
800°C to 1,100°C for TA = 15 min in nitrogen flow to
obtain the information about memory effect caused by
Si-ncs. As one can see from the Figure 3a, C-V curves
of Al/HfSiO/Si capacitor structures show a sharp transi-
tion from accumulation to inversion, indicating a low
density of interface states in the samples under study.
The MIS structures show negligible hysteresis loop. In
contrast, Al/HfSiO/SRSO/HfSiO/p-Si memory structures
exhibit significant counterclockwise hysteresis loop, and
t h em e m o r yw i n d o w( ΔVfb) was estimated to be
approximately 1.7 V from flat-band voltage values. The
counterclockwise nature of C-V curves is generally
attributed to charge storage through substrate injection
mechanism. When a positive bias voltage is applied,
electrons are being injected from the inversion layer of
the Si substrate into the gate dielectric matrix. When a
negative voltage is applied, electrons are ejected back
into the Si substrate (equivalent to hole injection from
the deep accumulation layer of the substrate), resulting
i nas h i f to ft h eC - Vc u r v et o w a r d sn e g a t i v ev o l t a g e s .I t
is interesting to note that the C-V curves of Al/HfSiO/
SRSO/HfSiO/p-Si memory structures shift towards
more positive bias with decreasing frequency, and the
shift is more prominent in the low frequency region.
The shift is marked by minimal frequency dispersion in
accumulation, capacitance indicating minimal influence
of series resistance, and dielectric constant variation
with altering the measurement frequency. From the
inset of Figure 3b, it is noteworthy that the same
amount of hysteresis and stored charge was obtained
irrespective of the measurement frequency. Hence, the
capacitance shift can be attributed to the presence of
fast traps and/or border traps (near-interfacial traps),
which can have a rapid communication with the under-
lying Si substrate [24]. From all these observations, we
can ascertain that the observed memory window is pre-
dominantly due to the formation of Si-ncs. It should be
noted that an annealing at 950°C for 15 min was found
to provide the highest ΔVfb value, whereas the increase
or decrease of TA results in the essential decrease of
ΔVfb. For lower annealing temperatures, this effect can
Figure 3 C-V data of single HfSiO layer and HfSiO/SRSO/HfSiO structure measured at different frequencies. Comparison of C-V data for
single HfSiO layer (a) and HfSiO/SRSO/HfSiO structure (b) measured at different frequencies. RSi = 12%. Annealing treatment at TA = 950°C, tA =
15 min, N2 flow. Inset of figure (b) demonstrates variation of ΔVfb versus applied frequency at 6 V sweep voltage.
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SRSO layer. For higher annealing temperatures, com-
plete oxidation of SRSO layer should occur. Besides, the
phase separation inside HfSiO layers can occur as it was
demonstrated in [25].
HfO2/SRSO/SiO2 structures
The trilayer structures with the fixed thicknesses of tunnel
(4 nm) and control (10 nm) layers and different thick-
nesses of SRSO layer (from 2 to 4 nm) were studied versus
annealing treatment. As it was shown above, for all of
them, the formation of Si-ncs is expected upon annealing.
Going further, it is worth to note that the best electrical
properties were demonstrated by the structures with
2-nm-thick SRSO layers, and they will be discussed below.
F i g u r e4 as h o w st h eC - Vc u r v e so fH f O 2/SRSO/SiO2
stack structures annealed at 800°C for 15 min in the
MIS structure taken at various sweep voltages. The hys-
teresis memory window increases from approximately
1 V to approximately 6 V with increasing the sweep vol-
tage from ± 4 to ± 10 V. The counterclockwise nature
of the hysteresis loop indicates net electron trapping in
the MIS capacitor. However, frequency-dependent C-V
curves show nonparallel shifts with varying measure-
ment frequency, indicating the presence of some interfa-
cial traps and/or border tarps in the MIS capacitor. We
speculate that the charge trapping is due to near interfa-
cial traps and excess of silicon at SRSO/SiO2 and SRSO/
HfO2 interfaces rather than Si-ncs.
    
   
Figure 4 C-V characteristics of annealed HfO2/SRSO/SiO2. C-V characteristics of HfO2/SRSO/SiO2 annealed at 800°C for 15 min (a, b) and at
950°C for 15 min (c, d) measured at 1 MHz (a, c) and versus frequency measured at 6 V sweep voltage (b, d). (e) The variation of ΔVfb versus
sweep voltage for two annealing temperatures; (f) the comparison of C-V curves measured at 1 MHz versus annealing temperature. Annealing
time is 15 min for all the figures.
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950°C (keeping the same annealing time as 15 min), and
significant charge storage was achieved at relatively
lower sweep voltages. The frequency dependent C-V
curves were found to be almost constant within the fre-
q u e n c yr a n g eo f1M H zt o1 0k H z .A l lo ft h e ms h o wa
sharp transition from accumulation to inversion region,
indicating less number of interfacial traps. The memory
window value increases from ΔVfb =1Vt oΔVfb =7V
with increasing the sweep voltage from ± 1 to ± 7 V. It
is worth noting that with annealing temperature increas-
ing from 800°C to 950°C, the ΔVfb value increases from
2.3 to 6.8 V at a sweep voltage of ± 6 V. This can be
due to the increase of the Si-ncs number and to the bet-
ter performance of surrounding SiO2 matrix. The latter
favors the formation of the higher barrier for carrier
tunneling from gate contact. However, annealing at TA
> 950°C results in a decrease of ΔVfb value to 0.05 V
(Figure 4f). This can be caused by complete oxidation of
SRSO layer without formation of Si-ncs and by Si out-
diffusion from the SRSO layer through the HfO2 layer
[22,23].
Considering the results presented above, the investiga-
tion of the structures by means of ATR and XRD meth-
ods was performed to obtain the information about
transformation of SRSO layer as well as about the nat-
ure of HfO2 tunnel layer. In the last case, this was
impacted by the fact that an annealing at temperatures
higher than 800°C could not favor the stability of HfO2
amorphous structure. It is more probable that the crys-
tallization of HfO2 layer occurred. However, the ATR
spectra did not reveal any formation of monoclinic
HfO2 phase, since HfO vibration band was found to be
featureless. At the same ti m e ,t h eX R Ds t u d ys h o w e d
that at TA > 900°C, the formation of tetragonal HfO2
phase occurs, while at lower TA, the tunnel layer con-
serves its amorphous structure (not shown here). How-
ever, the determination of Si-ncs by this method met
some difficulties due to overlapping of the peaks from
tetragonal HfO2 phase and Si-ncs. The TEM observation
of the abovementioned samples is currently under inves-
tigation to get a clear picture about the evolution of Si-
ncs and HfO2 layers. However, we can conclude that for
TA = 950°C, the memory effect is predominantly due to
Si-ncs formation.
Conclusion
T h ea p p l i c a t i o no fp u r eH f O 2 and HfSiO layers fabri-
cated by RF magnetron sputtering as alternative tunnel
layers for high-k/Si-ncs-SiO2/SiO2 memory structures is
demonstrated. The effect of the Si incorporation of the
electrical properties of high-k layers was investigated. It
is shown that there is an optimal Si content allowed
to obtain desirable C-V parameters for single layers.
The Si-rich SiO2 layers were used as charge storage
layers, and their properties were studied versus deposi-
tion conditions and annealing treatment. The C-V mea-
surements of fabricated stack structures show that with
specific deposition conditions and annealing treatment,
a large memory window (about 6.8 V) is achievable at a
sweeping voltage of ± 6 V, indicating the utility of these
stack structures for low-operating-voltage NVM devices.
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